Electronics World Cover,TOC,and list of posted Popular Electronics articles QST Radio & TV News Radio-Craft Radio-Electronics Short Wave Craft Wireless World About RF Cafe RF Cafe Homepage RF Cafe in Morse Code Google Search of RF Cafe website Sitemap Electronics Equations Mathematics Equations Equations physics Manufacturers & distributors Engineer Jobs Twitter LinkedIn Crosswords Engineering Humor Kirt's Cogitations Engineering Event Calendar RF Engineering Quizzes AN/MPN-14 Radar 5CCG Notable Quotes App Notes Calculators Education Magazines Software,T-Shirts,Coffee Mugs Articles - submitted by RF Cafe visitors Simulators Technical Writings RF Cafe Archives Test Notes Wireless System Designer RF Stencils for Visio Shapes for Word Search RF Cafe Sitemap Advertising Facebook RF Cafe Forums Thank you for visiting RF Cafe!

VCO,Packaging Model and ESD [Help] - RF Cafe Forums

The original RF Cafe Forums were shut down in late 2012 due to maintenance issues. Original posts:

Amateur Radio | Antennas | Circuits & Components | Systems | Test & Measurement


trashbox
Post subject: VCO,Packaging model and ESD [help] Posted: Wed Jul 27, 2005 6:13 am

Captain

Joined: Mon May 24, 2004 11:30 pm
Posts: 10
Hi all,

(Port2)----Lg----(Port1)
............|
...........Cp
............|
..........GND

In above figure, Lg means the packaing's parasitic inductor(e.g.,~2nH in 128pin QFP) and Cp means ESD and bond pad's parasitic capacitor(e.g.,~3pF). It means that this LgCp tank's resonance frequency is about 2GHz.

Unfortunately, the frequency of my signal from Port1 is just about 2GHz(it is a VCO signal and vary from 1.8GHz to 2.2GHz). Even when my signal's peak-to-peak voltage value is 0.4v, the simulation shows that the peak-to-peak voltage value at Port2(it is the gate of a NMOS) is about 10v(my vdd is 2.5v). It will make the NMOS breakdown!

In theory,I found that if the LgCp's res. freq.(i.e.,1/sqrt(Lg*Cp)) equal the signal's frequency, the signal at Port2 will be large very much.

How to solve this problem? Would you please give me any advice or references?

Thanks very much.


Top

IR
Post subject: Posted: Wed Jul 27, 2005 6:25 am

Site Admin


Joined: Mon Jun 27, 2005 2:02 pm
Posts: 373
Location: Germany
Hello trashbox,

Just a comment: The resonance frequency equals -

f=1/(2*pi*sqrt(Lg*Cp))

It will make the resonance frequency even lower.

Please provide more details about your circuit.

_________________
Best regards,

- IR


Top

trashbox
Post subject: Posted: Wed Jul 27, 2005 9:46 am

Captain

Joined: Mon May 24, 2004 11:30 pm
Posts: 10
Hi IR,
Nice to see you again.

I want to introduce an external VCO signal(about 2GHz) into my circuit(a divider) in order to realize a frequency synthesizer.(i.e.,the vco in this frequency synthesizer is external,not in my die).

So I add the packaing model(it is a 4-port model for vco differential siganl) and sweep the Cp(acted as the 100um*100um bond pad's capacitor and ESD capacitor) in the schematic of my first post. Then connect with my divider(i.e.,Port2 is connected with my divider).

When the input siganl(at Port1 in the schematic in my first post) peak-to-peak voltage is 0.4v,I found the Port2's voltage increase from about 0.5v to 15v with the increasing Cp from 0p to 2p. Then Port1 voltage will decrease to 0.1v with continually increasing Cp from 2p to 10p. In other words, the peak-to-peak voltage value at Port1 have a peak value(about ~15v) and this peak value exists when input signal's frequency close to the LgCp tank's resonance frequency. I am afraid that such a large voltage will demage the MOS in divider practically. Seriously it will make my divider out of work!

IR,is there any similar phenomenon in RFIC circuit? for example, when use a off-chip RF PLL to provide LO signal for mixer(because in this situation, a RF LO signal has to be introduced into mixer and this signal must be affected by mixer's packaging and ESD). How to handle this situation?

Thank you very much.


Top

IR
Post subject: Posted: Wed Jul 27, 2005 10:29 am

Site Admin


Joined: Mon Jun 27, 2005 2:02 pm
Posts: 373
Location: Germany
Hello trashbox,

I don't have experience in RFIC design, however I can tell you that in any PLL synthesizer that I saw or designed myself, I used to connect a pad (Resisitive element) between the divider's input and the VCO output in order to provide match to the divider's input and to adjust the level of the power from the VCO into the divider. I don't know if this is possible in your design. This pad has no capacitive effect, since it is composed of resistors, why don't you give it a go?

Good luck!

_________________
Best regards,

- IR


Top

trashbox
Post subject: Posted: Wed Jul 27, 2005 8:57 pm

Captain

Joined: Mon May 24, 2004 11:30 pm
Posts: 10
IR,thank you.

I will use an attenuator between the divider and vco in order to do impedance match,power match and bias voltage. I am not sure whether such a resistive netwoek will help me.

Thank you again.



Posted  11/12/2012

RF Cafe Software

   Wireless System Designer - RF Cafe
Wireless System Designer

RF & EE Symbols Word
RF Stencils for Visio
Calculator Workbook
RF Workbench
Smith Chartâ„¢ for Visio
Smith Chartâ„¢ for Excel

About RF Cafe

Kirt Blattenberger - RF Cafe WebmasterCopyright
1996 - 2022
Webmaster:
Kirt Blattenberger,
 BSEE - KB3UON

RF Cafe began life in 1996 as "RF Tools" in an AOL screen name web space totaling 2 MB. Its primary purpose was to provide me with ready access to commonly needed formulas and reference material while performing my work as an RF system and circuit design engineer. The Internet was still largely an unknown entity at the time and not much was available in the form of WYSIWYG ...

All trademarks, copyrights, patents, and other rights of ownership to images and text used on the RF Cafe website are hereby acknowledged.

My Hobby Website:
 AirplanesAndRockets.com

Try Using SEARCH
to Find What You Need. 
There are 1,000s of Pages Indexed on RF Cafe !

height-line