Electronics World Cover,TOC,and list of posted Popular Electronics articles QST Radio & TV News Radio-Craft Radio-Electronics Short Wave Craft Wireless World About RF Cafe RF Cafe Homepage RF Cafe in Morse Code Google Search of RF Cafe website Sitemap Electronics Equations Mathematics Equations Equations physics Manufacturers & distributors Engineer Jobs Twitter LinkedIn Crosswords Engineering Humor Kirt's Cogitations Engineering Event Calendar RF Engineering Quizzes AN/MPN-14 Radar 5CCG Notable Quotes App Notes Calculators Education Magazines Software,T-Shirts,Coffee Mugs Articles - submitted by RF Cafe visitors Simulators Technical Writings RF Cafe Archives Test Notes Wireless System Designer RF Stencils for Visio Shapes for Word Search RF Cafe Sitemap Advertising Facebook RF Cafe Forums Thank you for visiting RF Cafe!

Substrate Contact - RF Cafe Forums

The original RF Cafe Forums were shut down in late 2012 due to maintenance issues. Original posts:

Amateur Radio | Antennas | Circuits & Components | Systems | Test & Measurement


dipak
Post subject: Substrate contact Posted: Mon Dec 11, 2006 11:03 am

Captain

Joined: Tue Nov 14, 2006 7:21 pm
Posts: 9
Location: Nagpur(M.S)
In CMOS ckt, there is one extra terminal for substrate contact to each component.

Can you tell me the significance of this terminal in CMOS?
what should be the effect if we avoid this terminal?


Top

jom
Post subject: Posted: Fri Jan 26, 2007 2:53 am

Captain


Joined: Fri Jan 26, 2007 2:40 am
Posts: 14
Can you tell me the significance of this terminal in CMOS?

You don't actually have to ground the terminal but it should at least be tied to the CMOS Source termainal. The difference in connecting the sub-tie to ground vs. tying it to the Source would be a slight difference in the threshold voltage.

Of course if we are talking about a PMOS device then the tie would be connected to either the Source or the positive supply.

what should be the effect if we avoid this terminal?

The transistor won't work properly.

jom


Top

Stephen
Post subject: Posted: Wed Jan 31, 2007 2:22 am

Captain

Joined: Wed Jun 21, 2006 8:33 pm
Posts: 21
Location: Queen Creek, Arizona
In some process technologies, it is possible to avoid connecting the body, namely specific SOI (Silicon-on-insulator). Here it can also matter if you are depleted or fully depleted, either way it is defined by your process.

Generally (especially in a bulk CMOS process), Jom's statement is correct. If you do not connect it the device will not function properly.

_________________
CMOS RF and Analog ESD Specialist!
www.srftechnologies.com



Posted  11/12/2012

RF Cafe Software

   Wireless System Designer - RF Cafe
Wireless System Designer

RF & EE Symbols Word
RF Stencils for Visio
Calculator Workbook
RF Workbench
Smith Chartâ„¢ for Visio
Smith Chartâ„¢ for Excel

About RF Cafe

Kirt Blattenberger - RF Cafe WebmasterCopyright
1996 - 2022
Webmaster:
Kirt Blattenberger,
 BSEE - KB3UON

RF Cafe began life in 1996 as "RF Tools" in an AOL screen name web space totaling 2 MB. Its primary purpose was to provide me with ready access to commonly needed formulas and reference material while performing my work as an RF system and circuit design engineer. The Internet was still largely an unknown entity at the time and not much was available in the form of WYSIWYG ...

All trademarks, copyrights, patents, and other rights of ownership to images and text used on the RF Cafe website are hereby acknowledged.

My Hobby Website:
 AirplanesAndRockets.com

Try Using SEARCH
to Find What You Need. 
There are 1,000s of Pages Indexed on RF Cafe !

height-line