Because of the high maintenance needed to monitor and filter spammers from the RF Cafe Forums, I decided that it would
be best to just archive the pages to make all the good information posted in the past available for review. It is unfortunate
that the scumbags of the world ruin an otherwise useful venue for people wanting to exchanged useful ideas and views.
It seems that the more formal social media like Facebook pretty much dominate this kind of venue anymore anyway, so if
you would like to post something on RF Cafe's
page, please do.
Below are all of the forum threads, including all
the responses to the original posts.
Post subject: Substrate contact Posted: Mon Dec 11, 2006 11:03 am
Tue Nov 14, 2006 7:21 pm
In CMOS ckt, there is one extra terminal for
substrate contact to each component.
Can you tell me the significance of this terminal in CMOS?
should be the effect if we avoid this terminal?
Post subject: Posted: Fri Jan 26,
2007 2:53 am
Joined: Fri Jan 26, 2007 2:40 am
Can you tell me the
significance of this terminal in CMOS?
You don't actually have to ground the terminal but it should at
least be tied to the CMOS Source termainal. The difference in connecting the sub-tie to ground vs. tying it to the
Source would be a slight difference in the threshold voltage.
Of course if we are talking about a PMOS
device then the tie would be connected to either the Source or the positive supply.
what should be the
effect if we avoid this terminal?
The transistor won't work properly.
Post subject: Posted: Wed Jan 31, 2007 2:22 am
Joined: Wed Jun 21, 2006 8:33 pm
Location: Queen Creek, Arizona
In some process technologies, it is possible to avoid connecting
the body, namely specific SOI (Silicon-on-insulator). Here it can also matter if you are depleted or fully
depleted, either way it is defined by your process.
Generally (especially in a bulk CMOS process), Jom's
statement is correct. If you do not connect it the device will not function properly.
CMOS RF and Analog ESD Specialist!