Electronics World Cover,TOC,and list of posted Popular Electronics articles QST Radio & TV News Radio-Craft Radio-Electronics Short Wave Craft Wireless World About RF Cafe RF Cafe Homepage RF Cafe in Morse Code Google Search of RF Cafe website Sitemap Electronics Equations Mathematics Equations Equations physics Manufacturers & distributors Engineer Jobs Twitter LinkedIn Crosswords Engineering Humor Kirt's Cogitations Engineering Event Calendar RF Engineering Quizzes AN/MPN-14 Radar 5CCG Notable Quotes App Notes Calculators Education Magazines Software,T-Shirts,Coffee Mugs Articles - submitted by RF Cafe visitors Simulators Technical Writings RF Cafe Archives Test Notes Wireless System Designer RF Stencils for Visio Shapes for Word Search RF Cafe Sitemap Advertising Facebook RF Cafe Forums Thank you for visiting RF Cafe!

Spurs Problem in Synt. Caused by Vcc PLL Voltage - RF Cafe Forums

The original RF Cafe Forums were shut down in late 2012 due to maintenance issues. Original posts:

Amateur Radio | Antennas | Circuits & Components | Systems | Test & Measurement

Post subject: Spurs problem in Synt. caused by Vcc pll voltage
Unread postPosted: Wed Jul 06, 2005 8:57 am


I've encountered a spur problem in my design and I’m trying to figure it out but without any luck, and I hoped someone here will be able to assist me.
My design problem is as follows:
I've designed a synthesizer from 720-790MHz and I'm using ADF4118
to lock the desired frequency. The thing is that when I change the Vcc PLL voltage by 0.1v from 5 to 4.9 or 5.1 there is a significant degradation in the comparison spur performance from -92 dBc to -72 dBc.
The loop parameters are: Phase Margin: 39 deg.
Loop Bandwidth: 3.79 KHz.
Last pole location: 66.1 KHz.
Step size: 100 KHz.
Ref. freq.: 10MHz.
I’m using three stages, passive loop filter.


Post subject:
Unread postPosted: Thu Jul 07, 2005 3:55 pm
Site Admin
User avatar

Joined: Mon Jun 27, 2005 2:02 pm
Posts: 373
Location: Germany
Hi Ehakun,

First you can design your loop filter by Analog Devices ADISIM PLL (If I remember correctly its name). It is a similar tool as National's WEBENCH

I believe that the cause of the problem you described is in the connection of the supply voltage. From your description it sounds that you use a single voltage source for both of these supplies. You should use 2 different supplies one for the AVdd and the other for DVDD. The 2 different supplies AVdd and DVdd are for the Analog and Digital sections within the IC respectively and they should come from different regulators. It seems that there is an interaction between Aanlog and Digital sections in the IC that happens due to common supply voltage!

To provide good filtering (Which is very important in PLL Synthesizers), you should connect several values of bypass capacitors (and also a Ferrite Bead if possible) to provide a good noise filtering.

Also check that your reference source (probably a TXCO) is filtered adequately. :!:

Good luck! should you need more help, let me know :)


Best regards,

- IR

Posted  11/12/2012

RF Cafe Software

   Wireless System Designer - RF Cafe
Wireless System Designer

RF & EE Symbols Word
RF Stencils for Visio
Calculator Workbook
RF Workbench
Smith Chart™ for Visio
Smith Chart™ for Excel

About RF Cafe

Kirt Blattenberger - RF Cafe WebmasterCopyright
1996 - 2022
Kirt Blattenberger,

RF Cafe began life in 1996 as "RF Tools" in an AOL screen name web space totaling 2 MB. Its primary purpose was to provide me with ready access to commonly needed formulas and reference material while performing my work as an RF system and circuit design engineer. The Internet was still largely an unknown entity at the time and not much was available in the form of WYSIWYG ...

All trademarks, copyrights, patents, and other rights of ownership to images and text used on the RF Cafe website are hereby acknowledged.

My Hobby Website:

Try Using SEARCH
to Find What You Need. 
There are 1,000s of Pages Indexed on RF Cafe !