Formulas & Data:
- Electronics
- Mathematics
- Physics
- RF & Microwaves

Parts Vendors:
- all hand-selected

- Amateur Radio
- Vintage Articles:
- Electronics World
- Popular Electronics
- Radio & TV News
- Radio Craft
- Short Wave Craft
- Wireless World

- Events Calendar
RF Cafe Homepage
Copyright 1999-2015   •−•  ••−•    −•−•  •−  ••−•  •   "RF Cafe" in Morse Code  >> Listen to It <<
- EW & Radar Handbook
- Quizzes       - Software
- App Notes
- Calculators
- Advertise on RF Cafe
- About RF Cafe™
- RF Cafe Shirts & Mugs
- RF Cafe Archives
RF Cafe Book Contest
- RF Cafe on Visit RF Cafe on Facebook Visit RF Cafe on Twitter Visit RF Cafe on LinkedIn
- Tech Humor
- Forums Archive
- Job Board
- Donate to RF Cafe
- Kirt's Cogitations
Custom Search
More than 10,000 searchable pages indexed.
Greetings: There is so much good stuff on RF Cafe that there is no way to list or link to all of it here. Please use the Search box or the Site Map to find what you want - there is a good chance I have it here. Thanks!

Spurs problem in Synt. caused by Vcc pll voltage - RF Cafe Forums

Because of the high maintenance needed to monitor and filter spammers from the RF Cafe Forums, I decided that it would be best to just archive the pages to make all the good information posted in the past available for review. It is unfortunate that the scumbags of the world ruin an otherwise useful venue for people wanting to exchanged useful ideas and views. It seems that the more formal social media like Facebook pretty much dominate this kind of venue anymore anyway, so if you would like to post something on RF Cafe's Facebook page, please do.

Below are all of the forum threads, including all the responses to the original posts.

Post subject: Spurs problem in Synt. caused by Vcc pll voltage
Unread postPosted: Wed Jul 06, 2005 8:57 am


I've encountered a spur problem in my design and I’m trying to figure it out but without any luck, and I hoped someone here will be able to assist me.
My design problem is as follows:
I've designed a synthesizer from 720-790MHz and I'm using ADF4118
to lock the desired frequency. The thing is that when I change the Vcc PLL voltage by 0.1v from 5 to 4.9 or 5.1 there is a significant degradation in the comparison spur performance from -92 dBc to -72 dBc.
The loop parameters are: Phase Margin: 39 deg.
Loop Bandwidth: 3.79 KHz.
Last pole location: 66.1 KHz.
Step size: 100 KHz.
Ref. freq.: 10MHz.
I’m using three stages, passive loop filter.


Post subject:
Unread postPosted: Thu Jul 07, 2005 3:55 pm
Site Admin
User avatar

Joined: Mon Jun 27, 2005 2:02 pm
Posts: 373
Location: Germany
Hi Ehakun,

First you can design your loop filter by Analog Devices ADISIM PLL (If I remember correctly its name). It is a similar tool as National's WEBENCH

I believe that the cause of the problem you described is in the connection of the supply voltage. From your description it sounds that you use a single voltage source for both of these supplies. You should use 2 different supplies one for the AVdd and the other for DVDD. The 2 different supplies AVdd and DVdd are for the Analog and Digital sections within the IC respectively and they should come from different regulators. It seems that there is an interaction between Aanlog and Digital sections in the IC that happens due to common supply voltage!

To provide good filtering (Which is very important in PLL Synthesizers), you should connect several values of bypass capacitors (and also a Ferrite Bead if possible) to provide a good noise filtering.

Also check that your reference source (probably a TXCO) is filtered adequately. :!:

Good luck! should you need more help, let me know :)


Best regards,

- IR

Posted  11/12/2012

Your RF Cafe
Progenitor & Webmaster

Click here to read about RF CafeKirt Blattenberger… single-handedly redefining what an engineering website should be.

View the YouTube RF Cafe Intro Video Carpe Diem!
(Seize the Day!)

5th MOB: My USAF radar shop

Airplanes and Rockets: My personal hobby website

Equine Kingdom: My daughter Sally's horse riding website