PLL loop filter design - RF Cafe Forums

RF Cafe Forums closed its virtual doors in late 2012 mainly due to other social media platforms dominating public commenting venues. RF Cafe Forums began sometime around August of 2003 and was quite well-attended for many years. By 2012, Facebook and Twitter were overwhelmingly dominating online personal interaction, and RF Cafe Forums activity dropped off precipitously. Regardless, there are still lots of great posts in the archive that ware worth looking at. Below are the old forum threads, including responses to the original posts. Here is the full original RF Cafe Forums on Archive.org

-- Amateur Radio

-- Anecdotes, Gripes, & Humor

-- Antennas

-- CAE, CAD, & Software

-- Circuits & Components

-- Employment & Interviews

-- Miscellany

-- Swap Shop

-- Systems

-- Test & Measurement

-- Webmaster

veerasamy

Post subject: PLL loop filter design Posted: Fri Oct 09, 2009 2:00 am

Captain

Joined: Wed Oct 07, 2009 6:27 am

Posts: 6

Please help on how to design PLL loop filter for specific loop band width? ( what is loop bandwidth anyway?). I have charge pump current and VCO sensitivity as input.

Thanks &Regards,

V.Veerasamy

Top

Alberto

Post subject: Re: PLL loop filter designPosted: Fri Oct 09, 2009 5:35 pm

Captain

Joined: Sun Oct 04, 2009 5:17 pm

Posts: 6

Hi Veerasamy,

if you are new with synthesizers, I strongly suggest you to read the book written by Dean Banerjee "PLL Performance, Simulation and Design": it's a really good reference. You can find it at the link

https://www.national.com/analog/timing/pll_designbook

If you are an Analog Devices' customer you can ask them a free copy of ADISimPLL that allows you to design and simulate synthesizers based on Analog Devices PLL.

Regards,

Alberto

Top

veerasamy

Post subject: Re: PLL loop filter designPosted: Sun Oct 11, 2009 11:46 pm

Captain

Joined: Wed Oct 07, 2009 6:27 am

Posts: 6

Thanks Alberto. Link was good..

Posted  11/12/2012