Latch Up Modelling - RF Cafe Forums
Because of the high maintenance needed to monitor and filter spammers from the RF Cafe Forums, I decided that it would be best to just archive the pages to make all the good information posted in the past available for review. It is unfortunate that the scumbags of the world ruin an otherwise useful venue for people wanting to exchanged useful ideas and views. It seems that the more formal social media like Facebook pretty much dominate this kind of venue anymore anyway, so if you would like to post something on RF Cafe's Facebook page, please do.
Below are all of the forum threads, including all the responses to the original posts.
Post subject: Latch Up Modelling Posted: Sun Oct 09, 2005 4:16 pm
Joined: Sat Feb 26, 2005 5:24 pm
Location: Lille, FRANCE
I'm interested in creating some model of snap back effect and i am wondering where i can find information about latch-up modelling in CMOS transistors. Thank you very much for any clue.